



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/623,907	07/18/2003	Chao-Chieh Tsai	TS00-299C	5380
7590	05/03/2005			
Daniel R McClure Thomas Kayden Horstemeyer & Risley LLP 100 Galleria Parkway Suite 1750 Atlanta, GA 30339				EXAMINER LUU, CHUONG A
				ART UNIT 2818
				PAPER NUMBER

DATE MAILED: 05/03/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/623,907	TSAI ET AL.	
	Examiner	Art Unit	
	Chuong A. Luu	2818	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 07 March 2005.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1 and 46-95 is/are pending in the application.
 4a) Of the above claim(s) 1 is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 46-95 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____.
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>10/27/03</u> .	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

DETAILED ACTION

Election/Restrictions

Applicant's election without traverse of Group II, claims 46-91 in the reply filed on March 7, 2005 is acknowledged.

PRIOR ART REJECTIONS

Statutory Basis

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

The Rejections

Claims 46-95 are rejected under 35 U.S.C. 102(e) as being anticipated by Tsai (U.S. 6,376,351 B1).

The applied reference has a common assignee with the instant application.

Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in

the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

Tsai discloses a semiconductor device with

(46); (62); (77) a substrate (10);

a MOSFET (20A, 20B) on the substrate (10); the MOSFET (20A, 20B) having a source and a drain (14) and including a silicide portion (34) over a gate electrode (20A, 20B);

a first ILD layer (40) over the substrate (10) and the MOSFET (20A, 20B) wherein the silicide portion (34) over the gate electrode (20A, 20B) is exposed;

a metal gate portion (82):

over the first ILD layer (40); and

over the silicide portion (34) over the gate electrode (20A, 20B);

the metal gate portion (34) having a width substantially greater than the width of the silicide portion (34) over the gate electrode (20A, 20B);

a second ILD layer (48) over the metal gate portion (82) and the first ILD layer (40);

a first metal contact (92) through the second ILD layer (48) contacting the metal gate portion (20A, 20B);

a second metal contact (88, 74) through the second and first ILD layers (40, 48) contacting the drain (14) completing the formation of the high f_{xx} deep submicron MOSFET structure (20A, 20B);

whereby the width of the metal gate portion reduces R_g and increases the f_{xx} of the high f_{xx} deep submicron MOSFET structure (20A, 20B) (see Figures 1-7);

(47); (63) including a dielectric layer: over the substrate and MOSFET but not over the silicide portion over the gate electrode;

under the first ILD layer (see Figure 3);

(48); (64); (79) including a dielectric layer: over the substrate and MOSFET but not over the silicide portion over the gate electrode; between the first ILD layer; the dielectric layer being comprised of SiON (see column 4, lines 12-14);

(49); (65); (80) wherein the gate electrode is comprised of polysilicon; the silicide portion over the gate electrode is comprised of Cosix, CoSi₂; the first ILD layer is comprised of oxide, silicon oxide, USG or TEOS; the metal gate portion is comprised of W, Al, Cu, TiN or Au; the second ILD is comprised of oxide, silicon oxide, HDP or FSG; and the first and second metal contacts are each comprised of W or Cu (see column 3, lines 51-57; column 4, lines 12-14; column 5, lines 10-15);

(50); (66); (81) wherein the gate electrode is comprised of polysilicon, the silicide portion over the gate electrode is comprised of Cosix; the first ILD layer is comprised of silicon oxide; the metal gate portion is comprised of tungsten; the second ILD is comprised of silicon oxide; and the first and second metal contacts each being comprised of tungsten (see column 3, lines 51-57; column 4, lines 12-14; column 5, lines 10-15 and lines 41-42);

Art Unit: 2818

(51); (82) wherein the gate electrode has a width of from about 500 to 5000 Å and the metal gate portion has a width of from about 500 to 8000 Å (see column 3, lines 18-42);

(52; (83) wherein the gate electrode has a width of from about 1000 to 3500 Å and the metal gate portion has a width of from about 1000 to 3000 Å (see column 3, lines 18-42; column 4, lines 65-67 and column 5, lines 1-7);

(53); (84) wherein the gate electrode has a width of about 0.13µm and the metal gate portion has a width of from about 1800 to 2400 Å (see column 3, lines 18-42; column 4, lines 65-67 and column 5, lines 1-7);

(54); (85) wherein the gate electrode has a height of from about 1000 to 3000 Å; the silicide portion over the gate electrode has a thickness of from about 270 to 330 Å; the first ILD layer has a thickness of from about 1700 to 1900 Å; and the metal gate portion has a thickness of from about 1800 to 2200 Å (see column 3, lines 18-42; column 4, lines 65-67 and column 5, lines 1-7);

(55); (86) wherein the gate electrode has a height of from about 1500 to 2200 Å; the silicide portion over the gate electrode has a thickness of from about 290 to 310 Å; the first ILD layer has a thickness of about 1800 Å; and the metal gate portion has a thickness of from about 1900 to 2100 Å (see column 3, lines 18-67; column 4, lines 65-67 and column 5, lines 1-7);

(56); (87) wherein the gate electrode has a height of from about 1500 to 2200 Å; the silicide portion over the gate electrode has a thickness of about 300 Å; the first ILD layer has a thickness of about 1800 Å; and the metal gate portion has a thickness of

about 2000 Å (see column 3, lines 18-67; column 4, lines 65-67 and column 5, lines 1-7);

(57) wherein the MOSFET includes a source silicide portion over at least a portion of the source and a drain silicide portion over at least a portion of the drain; and wherein the second metal contact contacts the drain silicide portion (see Figure 7);

(58) wherein the MOSFET includes a source Cosix silicide portion over at least a portion of the source and a drain Cosix silicide portion over at least a portion of the drain; and wherein the second metal contact contacts the drain Cosix silicide portion (see Figure 7);

(59); (76); (90) wherein the first ILD is planarized (see Figure 1);

(60); (74); (91) wherein the high f_{ox} deep submicron MOSFET structure is positioned within an RF circuit (see column 3, lines 4-17);

(61) wherein the gate electrode has a gate oxide thereunder; the gate oxide having a thickness proximate the source and the drain to significantly reduce the parasitic capacitance and increase the f_{Max} of the high f_{Max} deep submicron MOSFET structure (see Figure 7);

(67) wherein the gate electrode has a width of from about 1000 to 3500 Å and the metal gate portion has a width of from about 1000 to 3000 Å (see column 3, lines 18-42);

(68) wherein the gate electrode has a width of about 0.13um and the metal gate portion has a width of from about 1800 to 2400 Å (see column 3, lines 18-42; column 4, lines 65-67 and column 5, lines 1-7);

(69) wherein the gate electrode has a height of from about 1000 to 3000 Å; the silicide portion over the gate electrode has a thickness of from about 270 to 330 Å; the first ILD layer has a thickness of from about 1700 to 1900 Å; and the metal gate portion has a thickness of from about 1800 to 2200 Å (see column 3, lines 18-42; column 4, lines 65-67 and column 5, lines 1-7);

(70) wherein the gate electrode has a height of from about 1500 to 2200 Å; the silicide portion over the gate electrode has a thickness of from about 290 to 310 Å; the first ILD layer has a thickness of about 1800 Å; and the metal gate portion has a thickness of from about 1900 to 2100 Å (see column 3, lines 18-42; column 4, lines 65-67 and column 5, lines 1-7);

(71) wherein the gate electrode has a height of from about 1500 to 2200 Å; the silicide portion over the gate electrode has a thickness of about 300 Å; the first ILD layer has a thickness of about 1800 Å; and the metal gate portion has a thickness of about 2000 Å (see column 3, lines 18-42; column 4, lines 65-67 and column 5, lines 1-7);

(72) wherein the MOSFET includes a source silicide portion over at least a portion of the source and a drain silicide portion over at least a portion of the drain; and wherein the second metal contact contacts the drain silicide portion (see Figure 7);

(73) wherein the MOSFET includes a source Cosix silicide portion over at least a portion of the source and a drain Cosix silicide portion over at least a portion of the drain; and wherein the second metal contact contacts the drain Cosix silicide portion (see Figure 7);

(75) wherein the gate electrode has a gate oxide thereunder; the gate oxide having a thickness proximate the source and the drain to significantly reduce the parasitic capacitance and increase the f_{Max} of the high f_{Max} deep submicron MOSFET structure (see Figure 7);

(78) including a dielectric layer: over the substrate and MOSFET but not over the silicide portion over the gate electrode; under the first ILD layer (see Figure 7);

(88) wherein the MOSFET includes a source silicide portion over at least a portion of the source and a drain silicide portion over at least a portion of the drain (see Figure 7);

(89) wherein the MOSFET includes a source Cosix silicide portion over at least a portion of the source and a drain Cosix silicide portion over at least a portion of the drain (see Figure 7);

(92) wherein the gate electrode has a gate oxide thereunder; the gate oxide having a thickness proximate the source and the drain to significantly reduce the parasitic capacitance and increase the f_{Max} of the high f_{Max} deep submicron MOSFET structure (see Figure 7);

(93) further comprising: a second ILD layer over the metal gate portion and the first ILD layer;

a first metal contact through the second ILD layer contacting the metal gate portion;

Art Unit: 2818

a second metal contact through the second and first E.D layers contacting the drain completing the formation of the high f_{Max} deep submicron MOSFET structure (see Figure 7);

(94) wherein the first metal contact is a trench contact (see Figure 7);

(95) wherein the second metal contact is a trench contact (see Figure 7).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A. Luu whose telephone number is (571) 272-1902. The examiner can normally be reached on M-F (6:15-2:45).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Chuong Anh Luu
Patent Examiner
April 25, 2005